(20136-00272-US2)

## Amendments to the Claims

In The Claims:

Please amend the claims as follows:

1. (Twice Amended) A method for plating a second metal directly to a first metal, said method comprising [the steps of]:

providing a semiconductor substrate including at least one metal feature and at least one insulating layer covering said metal feature and said substrate;

forming at least one recess in said at least one insulating layer thereby exposing at least a portion of said metal feature;

forming at least one conductive barrier layer over said insulating layer and said exposed portion of said metal feature;

forming a plating seed layer of a first metal over said at least one barrier layer; depositing a photoresist layer over said plating seed layer and in said at least one recess;

removing portions of said photoresist layer and portions of said plating seed layer outside of said at least one recess;

removing photoresist remaining in said at least one recess; and electroplating a second metal to said plating seed layer in said recess without utilizing a <u>lithographic</u> mask.

3. (Amended) The method according to claim 1, wherein said conductive barrier is provided by sputter deposition of a layer of at least one nitride of tantalum on said insulating layer and said exposed portion of said metal feature and subsequent sputter deposition of a layer of tantalum on said tantalum nitride layer, such that the [layer including the nitride of tantalum] layer of tantalum on said tantalum nitride layer is in the α-phase.

Attorney Docket No.: FI-9-97-207 US2 (20136-00272-US2)

7. (Amended) The method according to claim 6, wherein said copper is sputter coated on said <u>conductive barrier</u> layer [of tantalum].

- 12. (Amended) The method according to claim 1, wherein said portions of said photoresist layer and said <u>plating</u> seed layer outside of said <u>at least one</u> recess are removed by chemical-mechanical polishing.
- 16. (Amended) The method according to Claim 1, further comprising [the step of]:

removing said at least one conductive barrier layer from horizontal portions between said at least one recess [recesses].

20.(Amended) The method of Claim 19, further comprising [the step of]:
forming a layer of at least one nitride or other passivation layer over the polyimide.

22.(Twice Amended) A method for plating a second metal directly to a first metal, said method comprising [the steps of]:

providing a semiconductor substrate including at least one metal feature and at least one insulating layer covering said metal feature and said substrate;

forming at least one recess in said at least one insulating layer thereby exposing at least a portion of said metal feature;

forming at least one conductive barrier layer over said insulating layer and said exposed portion of said metal feature;

forming a plating seed layer of a first metal over said at least one barrier layer; providing a pad in said at least one recess for preventing removal of portions of said seed layer in said at least one recess;

removing portions of said plating seed layer outside of said at least one recess; removing said pad; and

electroplating a second metal to said plating seed layer in said recess without utilizing a <u>lithographic</u> mask.

(20136-00272-US2)

23.(Amended) The method of claim 22, further comprising [the step of]: utilizing a hard polishing pad to remove said seed layer outside of said recess.

24. (Twice Amended) <u>A method for plating a second metal directly to a first</u> metal, said method comprising:

providing a semiconductor substrate including at least one metal feature and at least one insulating layer covering said metal feature and said substrate;

forming at least one recess in said at least one insulating layer thereby exposing at least a portion of said metal feature;

forming at least one conductive barrier layer over said insulating layer and said exposed portion of said metal feature:

forming a plating seed layer of a first metal over said at least one barrier layer; removing portions of said plating seed layer outside of said at least one recess;

electroplating a second metal to said plating seed layer in said recess without utilizing a lithographic mask.

and

- 25. The method according to Claim 24, wherein said metal feature is a metal last provided in said semiconductor substrate.
- 26. The method according to Claim 24, wherein said conductive barrier is provided by sputter deposition of a layer of at least one nitride of tantalum on said insulating layer and said exposed portion of said metal feature and subsequent sputter deposition of a layer of tantalum on said tantalum nitride layer, such that the layer including the nitride of tantalum is in the α -phase.
- 27. The method according to Claim 26, wherein said tantalum nitride layer is about 10 Å to about 1000 Å thick and said tantalum layer is about 500 Å to about 5000 Å thick.
- 28. The method according to Claim 24, wherein said seed layer is formed by electrolytic or electroless plating of said first metal.

(20136-00272-US2)

29. The method according to claim 28, wherein said seed layer is copper.

- 30. (Twice Amended) <u>The method according to Claim 29</u>, wherein said copper is sputter coated on said conductive barrier layer.
- 31. The method according to Claim 30, wherein said layer of tantalum is  $\alpha$  Ta/TaN layer.
- 32. The method according to Claim 28, wherein said copper layer is about 1000 Å to about 20,000 Å thick.
- 33. The method according to claim 26, wherein said tantalum is alpha tantalum.
- 34. The method of Claim 26, wherein said tantalum layer is TaN/ α -Ta/TaN-laminate.
- 35. The method according to claim 24, wherein said seed layer outside of said recess is removed by chemical-mechanical polishing.
  - 36. The method according to Claim 24, wherein said barrier.
- 37. The method according to Claim 24, wherein said second metal is a solder ball made of an alloy of lead and tin, plated lead-free solder or other platable terminal metallurgies.
- 38. (Twice Amended) The method according to Claim 24, further comprising:

  removing said at least one conductive barrier layer from horizontal
  portions between said at least one recess.

(20136-00272-US2)

- The method according to Claim 38, wherein said electroplated second metal acts as a mask for the removal of said at least one conductive barrier layer.
- The method according to Claim 24, wherein said at least one metal feature <u>40.</u> is formed in said substrate.
- The method according to Claim 24, wherein said insulating layer includes a layer of an oxide and a nitride and at least one layer of a polyimide.
- 42. The method of Claim 41 further comprising forming a layer of at least one nitride or other passivation layer over the polyimide.
- The method according to Claim 24, wherein said second metal is a solder ball.
- The method according to Claim 22, wherein said metal feature is a metal last provided in said semiconductor substrate.
- 45. The method according to Claim 22, wherein said conductive barrier is provided by sputter deposition of a layer of at least one nitride of tantalum on said insulating layer and said exposed portion of said metal feature and subsequent sputter deposition of a layer of tantalum on said tantalum nitride layer, such that the layer including the nitride of tantalum is in the  $\alpha$ -phase.
- The method according to Claim 45, wherein said tantalum nitride layer is about 10 Å to about 1000 Å thick and said tantalum layer is about 500 Å to about 5000 Å thick.
- The method according to Claim 22, wherein said seed layer is formed by electrolytic or electroless plating of said first metal.

(20136-00272-US2)

48. The method according to Claim 47, wherein said seed layer is copper.

- 49. (Twice Amended) The method according to Claim 48, wherein said copper is sputter coated on said conductive barrier layer.
- 50. The method according to Claim 49, wherein said layer of tantalum is α Ta/TaN layer.
- 51. The method according to Claim 48, wherein said copper layer is about 1000 Å to about 20,000 Å thick.
- 52. The method according to Claim 45, wherein said tantalum is alpha tantalum.
- 53. The method of Claim 45, wherein said tantalum layer is TaN/ α -Ta/TaN-laminate.
- 54. The method according to Claim 22, wherein said portions of said seed layer outside of said recess are removed by chemical-mechanical polishing.
- 55. The method according to Claim 22, wherein said barrier layer forms a conductor for said electroplating of said second metal.
- 56. The method according to Claim 22, wherein said second metal is a solder ball made of an alloy of lead and tin, plated lead-free solder or other platable terminal metallurgies.
- 57. (Twice Amended) The method according to Claim 22, further comprising the step of:

Attorney Docket No.: FI-9-97-207 US2 (20136-00272-US2)

removing said at least one conductive barrier layer from horizontal portions between said at least one recess.

- 58. The method according to Claim 57, wherein said electroplated second metal acts as a mask for the removal of said at least one conductive barrier layer.
- 59. The method according to Claim 22, wherein said at least one metal feature is formed in said substrate.
- 60. The method according to Claim 22, wherein said insulating layer includes a layer of an oxide and a nitride and at least one layer of a polyimide.
- 61. The method of Claim 60, further comprising forming a layer of at least one nitride or other passivation layer over the polyimide.
- 62. The method according to Claim 22, wherein said second metal is a solder ball.